

TL082-Q1 FET-Input Operational Amplifier

1 Features

- Qualified for automotive applications
- Low power consumption
- Wide common-mode and differential voltage ranges
- Low input bias and offset currents
- Low total harmonic distortion: 0.003% typical
- High input impedance: FET-input stage
- Latchup-free operation
- High slew rate: 21V/μs typical
- Common-mode input voltage range includes V_{CC+}

2 Applications

- TFT-LCD flat panel V_{COM} driver
- A/D converter buffer
- High side or low side sensing
- Headphone amplifier

3 Description

The TL082 FET-input operational amplifier incorporates well-matched, high-voltage FET, and bipolar transistors in a monolithic integrated circuit. The device features high slew rates, low input bias and offset currents, and low offset-voltage temperature coefficient.


The I-suffix device is characterized for operation from -40°C to 85°C . The Q-suffix device is characterized for operation from -40°C to 125°C .

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TL082-Q1	SOIC (8)	4.9mm × 6mm

(1) For more information, see [Section 10](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Symbol (Each Amplifier)



Table of Contents

1 Features	1	7 Application Information	16
2 Applications	1	7.1 Application Information Disclaimer.....	16
3 Description	1	7.2 Application Information.....	16
4 Pin Configuration and Functions	3	8 Device and Documentation Support	18
5 Specifications	4	8.1 Receiving Notification of Documentation Updates....	18
5.1 Absolute Maximum Ratings.....	4	8.2 Support Resources.....	18
5.2 ESD Ratings.....	4	8.3 Trademarks.....	18
5.3 Electrical Characteristics.....	5	8.4 Electrostatic Discharge Caution.....	18
5.4 Operating Characteristics.....	5	8.5 Glossary.....	18
5.5 Typical Characteristics.....	6	9 Revision History	18
5.6 Old Versus New Die Comparison.....	14	10 Mechanical, Packaging, and Orderable	
6 Parameter Measurement Information	15	Information	20

4 Pin Configuration and Functions




Table 4-1. Pin Functions TL082x

PIN		TYPE	DESCRIPTION
NAME	NO.		
1OUT	1	Output	Output Channel 1
1IN-	2	Input	Inverting input, channel 1
1IN+	3	Input	Non-inverting input, channel 1
V _{CC} -	4	—	Power supply negative
2IN+	5	Input	Non-inverting input, channel 2
2IN-	6	Input	Inverting input, channel 2
2OUT	7	Output	Output Channel 2
V _{CC} +	8	—	Power supply positive

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE
V _{CC+}	Supply voltage, positive ⁽²⁾	18V
V _{CC-}	Supply voltage, negative ⁽²⁾	–18V
V _{ID}	Differential input voltage ⁽³⁾	±30V
V _I	Input voltage ^{(2) (4)}	±15V
Duration of output short circuit ⁽⁵⁾		Unlimited
Continuous total power dissipation		⁽⁶⁾
T _A	Operating free-air temperature range	TL082I –40°C to 85°C
		TL082Q –40°C to 125°C
θ _{JA}	Package thermal impedance, junction to free air ⁽⁷⁾	97°C/W
T _J	Operating virtual junction temperature	150°C
T _{stg}	Storage temperature range	–65°C to 150°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.
- (3) Differential voltages are at IN+ with respect to IN–.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15V, whichever is less.
- (5) The output can short to ground or to either supply. Limit temperature and supply voltages to verify that the dissipation rating is not exceeded.
- (6) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is

$$PD = \frac{[T_J(\text{max}) - T_A]}{\theta_{JA}} \quad (1)$$

Operating at the absolute maximum T_J of 150°C can affect reliability.

- (7) The package thermal impedance is calculated in accordance with JESD 51-7.

5.2 ESD Ratings

		VALUE	UNIT
ESD rating ⁽¹⁾	Human-Body Model	1.5kV (H1C)	V
	Charged-Device Model	1.5kV (C5)	V
	Machine Model	200V (M3)	V

- (1) ESD protection level per JEDEC classifications JESD22A114 (HBM), JESD22A115 (MM), and JESD22-C101 (CDM).

5.3 Electrical Characteristics

$V_{CC\pm} = \pm 15V$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	T_A ⁽²⁾	MIN	TYP	MAX	UNIT
V_{IO}	Input offset voltage	$V_O = 0, R_S = 50\Omega$	25°C		±0.125	6	mV
			Full range			9	
α_{VIO}	Temperature coefficient of input offset voltage	$V_O = 0, R_S = 50\Omega$	Full range		±0.3		µV/°C
I_{IO}	Input offset current ⁽³⁾	$V_O = 0$	25°C		±10	100	pA
			Full range			20	nA
I_{IB}	Input bias current ⁽³⁾	$V_O = 0$	25°C		±10	200	pA
			Full range			50	nA
V_{ICR}	Common-mode input voltage range		25°C	±11	-12 to 15		V
V_{OM}	Maximum peak output voltage swing	$R_L = 10k\Omega$	25°C	±12	±14.950		V
A_{VD}	Large-signal differential voltage amplification	$V_O = \pm 10V, R_L \geq 2k\Omega$	25°C		94	130	dB
			Full range		83.5		
B1	Unity-gain bandwidth		25°C		4.5		MHz
r_i	Input resistance		25°C		10^{12}		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR(min)}, V_O = 0, R_S = 50\Omega$	25°C	75	100		dB
k_{SVR}	Supply-voltage rejection ratio ($\Delta V_{CC\pm}/\Delta V_{IO}$)	$V_{CC} = \pm 15V$ to $\pm 9V$, $V_O = 0, R_S = 50\Omega$	25°C	80	130		dB
I_{CC}	Supply current (per amplifier)	$V_O = 0$, No load	25°C		0.560	2.8	mA
V_{O1}/V_{O2}	Crosstalk attenuation	$A_{VD} = 100$	25°C		120		dB

- (1) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
(2) Full range for T_A is from -40°C to 85°C for I-suffix devices and from -40°C to 125°C for Q-suffix devices.
(3) Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 5-20. Use pulse techniques that maintain the junction temperature as close to the ambient temperature as possible.

5.4 Operating Characteristics

$V_{CC\pm} = \pm 15V, T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain ⁽¹⁾	$R_L = 2k\Omega, C_L = 100pF$	$V_{ID} = 1V$	21		V/µs
			$V_{ID} = 100mV$	0.5		
V_n	Equivalent input noise voltage	$R_S = 20\Omega$	$f = 1kHz$	10.8		nV/√ Hz
			$f = 0.1Hz$ to $10Hz$	1.8		µV _{PP}
I_n	Equivalent input noise current	$R_S = 20\Omega, f = 1kHz$		2		fA/√ Hz
THD	Total harmonic distortion	$V_{I_{rms}} = 6V, f = 1kHz, AVD = 1, R_S \leq 1k\Omega, R_L \geq 2k\Omega$		0.003		%
		New Die, $V_S = 40V, V_O = 3V_{RMS}, G = 1, f = 1kHz$		0.00021		%

- (1) The new die has a slew boost architecture. For more details, see [Full Power Bandwidth and Op Amp Distortion](#)

5.5 Typical Characteristics

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the devices.




Figure 5-1. Maximum Peak Output Voltage vs Frequency, Old Die




Figure 5-2. Maximum Peak Output Voltage vs Frequency, Old Die




Figure 5-3. Maximum Peak Output Voltage vs Frequency, Old Die




Figure 5-4. Maximum Output Voltage vs Frequency, New Die




Figure 5-5. Maximum Peak Output Voltage vs Free-Air Temperature, Old Die




Figure 5-6. Maximum Peak Output Voltage vs Load Resistance, Old Die




Figure 5-7. Output Voltage Swing vs Output Current (Sourcing), New Die




Figure 5-8. Output Voltage Swing vs Output Current (Sinking), New Die




Figure 5-9. Maximum Peak Output Voltage vs Supply Voltage, Old Die




Figure 5-10. Large-signal Differential Voltage Amplification vs Free-air Temperature, Old Die




Figure 5-11. Large-signal Differential Voltage Amplification vs Frequency, Old Die




Figure 5-12. Open-Loop Gain and Phase vs Frequency, New Die




Figure 5-13. Closed-Loop Gain vs Frequency, New Die




Figure 5-14. Power Dissipation vs Free-air Temperature, Old Die




Figure 5-15. Short-Circuit Current vs Temperature, New Die




Figure 5-16. Supply Current vs Free-air Temperature, Old Die




Figure 5-17. Supply Current vs Supply Voltage, Old Die




Figure 5-18. Quiescent Current vs Supply Voltage, New Die




Figure 5-19. Quiescent Current vs Temperature, New Die




Figure 5-20. Input Bias Current vs Free-Air Temperature, Old Die




Figure 5-21. Input Bias Current vs Common-Mode Voltage, New Die




Figure 5-22. Input Bias Current vs Temperature, New Die




Figure 5-23. Voltage-Follower Large-Signal Pulse Response, Old Die




Figure 5-24. Large-Signal Step Response (Rising), New Die




Figure 5-25. Large-Signal Step Response (Falling), New Die




Figure 5-26. Large-Signal Step Response, New Die




Figure 5-27. Output Voltage vs Elapsed Time, Old Die




Figure 5-28. Common-Mode Rejection Ratio vs Free-Air Temperature, Old Die




Figure 5-29. CMRR and PSRR vs Frequency, New Die




Figure 5-30. CMRR vs Temperature (dB), New Die




Figure 5-31. PSRR vs Temperature (dB), New Die




Figure 5-32. Equivalent Input Noise Voltage vs Frequency, Old Die




Figure 5-33. 0.1Hz to 10Hz Noise, New Die




Figure 5-34. Input Voltage Noise Spectral Density vs Frequency, New Die




Figure 5-35. Total Harmonic Distortion vs Frequency, Old Die




Figure 5-36. THD+N Ratio vs Frequency, New Die




Figure 5-37. THD+N vs Output Amplitude, New Die




Figure 5-38. Open-Loop Output Impedance vs Frequency, New Die

5.6 Old Versus New Die Comparison

As of the publication of revision A of this datasheet, Texas Instruments has moved manufacturing of the die for TL082-Q1 to a modern fabrication site. The two different die are referred to in this document as “old” (previous fabrication site) and “new” die. The die origin can separate from the “Chip Source Origin” (CSO) parameter in the shipping information. The old die CSO is “SHE”, for the new die the CSO is “RFB”. The old die information is in the shipping information. The old die information is maintained in this datasheet for comparison purposes, but all new manufacturing has moved to the new die.

6 Parameter Measurement Information




Figure 6-1. Test Figure 1




Figure 6-2. Test Figure 2

7 Application Information

7.1 Application Information Disclaimer

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.2 Application Information




Figure 7-1. Audio-Distribution Amplifier




Figure 7-2. Positive-Feedback Bandpass Filter

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (September 2007) to Revision A (June 2026)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated High Slew rate from 13V/μs to 21V/μs	1
• Added <i>Applications</i> section	1
• Updated the description as per new die.....	1
• Added package information table.....	1
• Deleted ordering information table.....	1
• Added Pin Functions table.....	3
• Removed ESD ratings parameter.....	4
• Added <i>ESD Ratings</i> section.....	4
• Updated Input Offset Voltage typical value from 3mV to ± 0.125mV.....	5
• Updated Temperature Coefficient of Input Offset Voltage typical value from 18μV/°C to ± 0.3μV/°C.....	5
• Updated Input Offset Current typical value from 5pA to ± 10pA.....	5
• Updated Input Bias Current typical value from 30pA to ± 10pA.....	5
• Updated Maximum peak output voltage swing typical value from 13.5V to 14.950V.....	5
• Removed Maximum peak output voltage swing Full range values	5
• Updated Large-signal differential voltage amplification at 25°C minimum value from 50V/mV to 94dB and typical value from 200V/mV to 130dB and Full range minimum value from 15V/mV to 83.5dB.....	5
• Updated Unity-gain bandwidth from 3MHz to 4.5MHz.....	5
• Updated Common-mode rejection ratio typical value from 86dB to 100dB.....	5

• Updated Supply Voltage rejection ratio typical value from 86dB to 130dB.....	5
• Updated Supply current typical from 1.4mA to 0.560mA.....	5
• Removed Slew rate at unity gain minimum value.....	5
• Updated Slew rate at unity gain typical value from 13V/μs to 21V/μs for $V_{ID} = 1V$	5
• Added Slew rate at unity gain typical value at $V_{ID} = 100mV$ to reflect new die performance.....	5
• Removed Rise time and Overshoot factor spec.....	5
• Updated Equivalent input noise voltage at 1kHz typical value from 18nV/√Hz to 10.8nV/√Hz	5
• Updated Equivalent input noise voltage from 0.1Hz to 10Hz typical value from 4μV _{PP} to 1.8μV _{PP}	5
• Updated Equivalent input noise current typical value from 0.01pA/√ Hz to 2fA/√ Hz	5
• Added New Die specifications for Total Harmonic Distortion.....	5
• Updated plots as per New Die Characteristics	6
• Added <i>Old Versus New Die Comparison</i>	14
• Removed 100kHz Quadrature Oscillator from <i>Application Information</i> section.....	16

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TL082IDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL082I
TL082IDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL082I
TL082QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL082Q
TL082QDRQ1.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL082Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL082-Q1 :

- Catalog : [TL082](#)
- Military : [TL082M](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025